Reliability modeling for ULSI interconnects
Electromigration (EM) and stress-induced voiding (SIV) are the two major reliability concerns for metal interconnects in integrated circuits. In particular, with the dimensions of interconnect scaled into nano regime and the inclusion of low-k materials as dielectrics, the reliability aspects for on...
Saved in:
主要作者: | |
---|---|
其他作者: | |
格式: | Theses and Dissertations |
語言: | English |
出版: |
2010
|
主題: | |
在線閱讀: | https://hdl.handle.net/10356/42101 |
標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|
機構: | Nanyang Technological University |
語言: | English |