Digital system design with FPGA using verilog HDL
In this final year project (Digital system design with FPGA using Verilog HDL) CORDIC is selected as the digital system to be designed. CORDIC is a simple and yet efficient algorithm for computing the hyperbolic and trigonometric functions, without the need of complex hardware multipliers and div...
Saved in:
Main Author: | Cho, Shao Ying. |
---|---|
Other Authors: | Jong Ching Chuen |
Format: | Final Year Project |
Language: | English |
Published: |
2011
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/42749 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Development of a Verilog HDL model for 8051 microcontroller
by: Wu, Baichuan
Published: (2022) -
Investigation of hardware for adaptive minimal mean square error filter using verilog HDL
by: Wu, Lixin.
Published: (2008) -
Design of serial peripheral interface using System Verilog
by: Jeyaraj Rahul
Published: (2023) -
Modeling of PCI with SystemVerilog
by: Chithambaram Shaalini.
Published: (2008) -
Design and implementation of a digital system of elementary function computation on FPGA device
by: Wu, Yujie.
Published: (2012)