Enhanced low-power high-speed probabilistic adders for error-toerant application
In modern VLSI technology, the occurrence of all kinds of errors has become inevitable. To overcome all the possible errors is a very expensive task. It not only consumes a lot of power but also degrades the speed performance. With the concept of “error-tolerant” (ET), which allows the existence of...
Saved in:
主要作者: | |
---|---|
其他作者: | |
格式: | Theses and Dissertations |
語言: | English |
出版: |
2011
|
主題: | |
在線閱讀: | https://hdl.handle.net/10356/46273 |
標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|