Algorithm and circuit design for conversion of binary numbers to signed power-of-two terms
84 p.
Saved in:
Main Author: | Vedavally Jayaraman |
---|---|
Other Authors: | Yu Yajun |
Format: | Theses and Dissertations |
Published: |
2011
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/46820 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Similar Items
-
VLSI circuits for decomposing binary integers into signed power-of-two terms
by: Yong, Ching Lim, et al.
Published: (2014) -
Decomposition of binary integers into signed power-of-two terms
by: Lim, Yong Ching, et al.
Published: (2014) -
Roundoff noise analysis of signals represented using signed power-of-two terms
by: Yu, Ya Jun, et al.
Published: (2009) -
New algorithms for hardware-efficient implementation of sign detection and magnitude comparison in residue number systems
by: Sachin Kumar
Published: (2017) -
Algorithms and circuits for low-power machine learning IC
by: Thosani, Tejas Hemant
Published: (2017)