Design methodologies for low-power asynchronous-logic digital systems
250 p.
Saved in:
Main Author: | Law, Chong Fatt |
---|---|
Other Authors: | Joseph Chang |
Format: | Theses and Dissertations |
Published: |
2011
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/47034 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Similar Items
-
Design methodologies for robust and low-overhead asynchronous quasi-delay-insensitive digital systems
by: Zhou, Rong
Published: (2015) -
Basic logic circuits and arithmetic subsystems for low-power applications
by: Law, Chong Fatt.
Published: (2008) -
Micropower low voltage digital signal processors based on asynchronous logic
by: Gwee, Bah Hwee., et al.
Published: (2008) -
Design of asynchronous-logic for power analysis attack countermeasure
by: Lim, James
Published: (2017) -
Design of ultra-low power asynchronous-logic quasi-delay-insensitive circuit templates
by: Chng, Clive Kuan Nee.
Published: (2011)