Customizable instruction cache hierarchy for embedded systems
146 p.
Saved in:
Main Author: | Kugan Vivekanandarajah |
---|---|
Other Authors: | Thambipillai Srikanthan |
Format: | Theses and Dissertations |
Published: |
2011
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/47483 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Similar Items
-
Profile driven schemes for energy-sensitive cache hierarchy
by: Santanu Kumar Dash
Published: (2009) -
RIM: Reconfigurable Instruction Memory Hierarchy for Embedded Systems
by: GE ZHIGUO
Published: (2010) -
Neural network accelerator design using computing in memory
by: Seah, Leon Shin Yang
Published: (2021) -
Low-power instruction-caches design for embedded microprocessors
by: ZHU XIAOPING
Published: (2010) -
A tool for visualization of memory access patterns
by: Chan, Eugene Yew Koon.
Published: (2013)