A full-custom IC design flow high speed design using 16-bit full adder
As technology advances, consumers expect faster, smaller and lower power consumption performance. Therefore, it is important and beneficial for an engineer to learn about full-custom IC Electronic Design Automation (EDA) design flow. Many designers try to reduce transistor count in attempt to improv...
Saved in:
Main Author: | Teo, Kok Xuan. |
---|---|
Other Authors: | Gwee Bah Hwee |
Format: | Final Year Project |
Language: | English |
Published: |
2012
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/49965 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
16-bit full adder design based on cadence full-custom IC design flow
by: Yan, Aung Win
Published: (2012) -
A full-custom IC design flow low power design using 16-bit full adder
by: Lim, Valerie Ying Fang.
Published: (2012) -
A full-custom IC design flow
by: Sia, Jason.
Published: (2013) -
16-bit high speed CMOS multiplier IC design
by: He, Pengfei
Published: (2021) -
Monotonic asynchronous two-bit full adder
by: Padmanabhan, Balasubramanian, et al.
Published: (2024)