Development of a rapid prototyping of FPGA-based digital multiplier
This report is devoted for the implemented of different kinds of multipliers on reconfigurable hardware FPGA using VHDL. The main focuses are on the speed, area of the multiplier and performance comparison. Hardware Multiplication is a basic function often required for system applications such as DS...
Saved in:
主要作者: | Toh, Tong San. |
---|---|
其他作者: | Gwee Bah Hwee |
格式: | Final Year Project |
語言: | English |
出版: |
2012
|
主題: | |
在線閱讀: | http://hdl.handle.net/10356/50174 |
標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|
相似書籍
-
FPGA based prototyping of UART block in GNSS transceiver
由: Raju Jipson
出版: (2018) -
Low power low voltage adder cells for digital multiplier
由: Zhang, Mingyan
出版: (2008) -
A digital IP design of ADC interface based on FPGA
由: Zhai, Ke
出版: (2023) -
Design and implementation of a digital system on FPGA
由: Sng, Yeong Kian.
出版: (2009) -
Design of a low-power asynchronous multiplier
由: Lim, Khoon Aun.
出版: (2008)