New architectures of multiplier and inner-product processor for high-speed on-chip serial-link bus

Research activities in bit-serial arithmetic circuits have been saturated in recent years due to the unprecedented throughput demand in today's electronic applications that is difficult to achieve even by the parallel counterparts. In addition, the area advantage of serial architecture is becom...

Full description

Saved in:
Bibliographic Details
Main Author: Meher, Manas Ranjan.
Other Authors: Jong Ching Chuen
Format: Theses and Dissertations
Language:English
Published: 2013
Subjects:
Online Access:http://hdl.handle.net/10356/52489
Tags: Add Tag
No Tags, Be the first to tag this record!
Institution: Nanyang Technological University
Language: English
id sg-ntu-dr.10356-52489
record_format dspace
spelling sg-ntu-dr.10356-524892023-07-04T16:06:31Z New architectures of multiplier and inner-product processor for high-speed on-chip serial-link bus Meher, Manas Ranjan. Jong Ching Chuen School of Electrical and Electronic Engineering Centre for Integrated Circuits and Systems DRNTU::Engineering::Electrical and electronic engineering::Electronic circuits DRNTU::Engineering::Electrical and electronic engineering::Integrated circuits Research activities in bit-serial arithmetic circuits have been saturated in recent years due to the unprecedented throughput demand in today's electronic applications that is difficult to achieve even by the parallel counterparts. In addition, the area advantage of serial architecture is becoming insignificant due to technology scaling. However, with the rapid increase in integration density of Intellectual Properties (IPs) and application modules in a single System-on-Chip (SoC) to cater for a wide range of applications, the on-chip parallel communication has been severely affected due to routing complexity and power dissipation of interconnects. To eliminate this problem, recent attempts have been made to reduce the number of on-chip parallel channels by introducing the serial-link bus architecture. The serial-link bus architecture establishes bit-serial communication among the on-chip modules at several Giga bits per second (Gbps). With this new approach, serial architectures could find a new set of applications if they are able to process the data at ultra high frequency. The primary goal of this work is to investigate the bit serial implementation of commonly used arithmetic circuits such as accumulator, multiplier and multiply-and-accumulate (MAC) units capable of directly sampling and processing serial-link data at Gbps without buffering. The thesis presents a novel approach that utilizes simple binary counters in designing accumulators, multipliers, inner-product units and discrete cosine transform (DCT) processors. The conventional full adder (FA) used in these circuits are functionally replaced by 1's counter circuit to significantly boost up the sampling frequency of these bit-serial arithmetic circuits. Doctor of Philosophy (EEE) 2013-05-09T06:30:45Z 2013-05-09T06:30:45Z 2013 2013 Thesis http://hdl.handle.net/10356/52489 en 208 p. application/pdf
institution Nanyang Technological University
building NTU Library
continent Asia
country Singapore
Singapore
content_provider NTU Library
collection DR-NTU
language English
topic DRNTU::Engineering::Electrical and electronic engineering::Electronic circuits
DRNTU::Engineering::Electrical and electronic engineering::Integrated circuits
spellingShingle DRNTU::Engineering::Electrical and electronic engineering::Electronic circuits
DRNTU::Engineering::Electrical and electronic engineering::Integrated circuits
Meher, Manas Ranjan.
New architectures of multiplier and inner-product processor for high-speed on-chip serial-link bus
description Research activities in bit-serial arithmetic circuits have been saturated in recent years due to the unprecedented throughput demand in today's electronic applications that is difficult to achieve even by the parallel counterparts. In addition, the area advantage of serial architecture is becoming insignificant due to technology scaling. However, with the rapid increase in integration density of Intellectual Properties (IPs) and application modules in a single System-on-Chip (SoC) to cater for a wide range of applications, the on-chip parallel communication has been severely affected due to routing complexity and power dissipation of interconnects. To eliminate this problem, recent attempts have been made to reduce the number of on-chip parallel channels by introducing the serial-link bus architecture. The serial-link bus architecture establishes bit-serial communication among the on-chip modules at several Giga bits per second (Gbps). With this new approach, serial architectures could find a new set of applications if they are able to process the data at ultra high frequency. The primary goal of this work is to investigate the bit serial implementation of commonly used arithmetic circuits such as accumulator, multiplier and multiply-and-accumulate (MAC) units capable of directly sampling and processing serial-link data at Gbps without buffering. The thesis presents a novel approach that utilizes simple binary counters in designing accumulators, multipliers, inner-product units and discrete cosine transform (DCT) processors. The conventional full adder (FA) used in these circuits are functionally replaced by 1's counter circuit to significantly boost up the sampling frequency of these bit-serial arithmetic circuits.
author2 Jong Ching Chuen
author_facet Jong Ching Chuen
Meher, Manas Ranjan.
format Theses and Dissertations
author Meher, Manas Ranjan.
author_sort Meher, Manas Ranjan.
title New architectures of multiplier and inner-product processor for high-speed on-chip serial-link bus
title_short New architectures of multiplier and inner-product processor for high-speed on-chip serial-link bus
title_full New architectures of multiplier and inner-product processor for high-speed on-chip serial-link bus
title_fullStr New architectures of multiplier and inner-product processor for high-speed on-chip serial-link bus
title_full_unstemmed New architectures of multiplier and inner-product processor for high-speed on-chip serial-link bus
title_sort new architectures of multiplier and inner-product processor for high-speed on-chip serial-link bus
publishDate 2013
url http://hdl.handle.net/10356/52489
_version_ 1772825735488077824