New architectures of multiplier and inner-product processor for high-speed on-chip serial-link bus

• Main Author: Meher, Manas Ranjan.
• Other Authors: Jong Ching Chuen
• Format: Theses and Dissertations
• Language: English
• Published: 2013
• Subjects: DRNTU::Engineering::Electrical and electronic engineering::Electronic circuits; DRNTU::Engineering::Electrical and electronic engineering::Integrated circuits
• Online Access: http://hdl.handle.net/10356/52489
• Institution: Nanyang Technological University

Research activities in bit-serial arithmetic circuits have been saturated in recent years due to the unprecedented throughput demand in today's electronic applications that is difficult to achieve even by the parallel counterparts. In addition, the area advantage of serial architecture is becom...