New architectures of multiplier and inner-product processor for high-speed on-chip serial-link bus
Research activities in bit-serial arithmetic circuits have been saturated in recent years due to the unprecedented throughput demand in today's electronic applications that is difficult to achieve even by the parallel counterparts. In addition, the area advantage of serial architecture is becom...
Saved in:
Main Author: | Meher, Manas Ranjan. |
---|---|
Other Authors: | Jong Ching Chuen |
Format: | Theses and Dissertations |
Language: | English |
Published: |
2013
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/52489 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
High-speed and low-power serial accumulator for serial/parallel multiplier
by: Meher, Manas Ranjan, et al.
Published: (2010) -
An area and energy efficient inner-product processor for serial-link bus architecture
by: Meher, Manas Ranjan, et al.
Published: (2013) -
16 bits high speed CMOS multiplier IC design
by: Wut Yee Win Thoung
Published: (2021) -
High speed multiplier IC design based on booth algorithm
by: Chang, Shuming
Published: (2023) -
16-bit high speed multiplier design
by: Yeo, Melvin Shung Shii
Published: (2014)