Nanoscale characterization of advanced high-κ gate dielectric stacks via scanning tunneling microscopy
Gate leakage is the major driving force for the integration of high-κ dielectric in the silicon-based CMOS technology at sub-45 nm nodes. By virtue of the higher dielectric constant value, high-κ metal oxide provides a physically thicker insulator in suppressing the gate leakage while achieving the...
Saved in:
主要作者: | |
---|---|
其他作者: | |
格式: | Theses and Dissertations |
語言: | English |
出版: |
2014
|
主題: | |
在線閱讀: | https://hdl.handle.net/10356/61038 |
標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|
機構: | Nanyang Technological University |
語言: | English |