Nanoscale characterization of advanced high-κ gate dielectric stacks via scanning tunneling microscopy
Gate leakage is the major driving force for the integration of high-κ dielectric in the silicon-based CMOS technology at sub-45 nm nodes. By virtue of the higher dielectric constant value, high-κ metal oxide provides a physically thicker insulator in suppressing the gate leakage while achieving the...
Saved in:
Main Author: | Yew, Kwang Sing |
---|---|
Other Authors: | Ang Diing Shenp |
Format: | Theses and Dissertations |
Language: | English |
Published: |
2014
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/61038 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Analysis of high-dielectric constant gate stack reliability for nanoscale CMOS devices application via scanning tunneling microscopy
by: Ong, Yi Ching
Published: (2009) -
Bimodal weibull distribution of metal/high-κ gate stack TDDB-insights by scanning tunneling microscopy
by: Yew, K. S., et al.
Published: (2013) -
High-κ/metal gate for advanced transistor applications
by: Duan, Tianli
Published: (2015) -
Nanoscale characterization and analysis of localized degradation and breakdown of high-k dielectric stacks
by: Shubhakar.
Published: (2013) -
Atomistic simulation study of high-κ oxide defects for understanding gate stack and RRAM reliability
by: Gu, Chenjie
Published: (2015)