Ultra-low-voltage adder circuit design for smart sensor nodes in electrical vehicle applications
Arithmetic addition is a major and fundamental operation in digital signal processing DSP algorithms. Adders are one of the key computing components in DSP core and accelerator designs [ 1]. Thus, arithmetic adder is the key circuit components contributing major computation energy and creat...
Saved in:
主要作者: | Zhou, Wei |
---|---|
其他作者: | Goh Wang Ling |
格式: | Theses and Dissertations |
語言: | English |
出版: |
2015
|
主題: | |
在線閱讀: | http://hdl.handle.net/10356/65149 |
標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|
機構: | Nanyang Technological University |
語言: | English |
相似書籍
-
Design of low-power high speed error-tolerant adder and its application in digital signal processing
由: Zhang, Weijia
出版: (2009) -
Low power low voltage adder cells for digital multiplier
由: Zhang, Mingyan
出版: (2008) -
Design and simulation of CMOS-based imprecise full adders
由: Wu, Chenxi
出版: (2015) -
Ultra low-power full-adder for biomedical applications
由: Chew, Eng Sue, et al.
出版: (2010) -
Design and analysis of temperature-variation-tolerant ultra-low voltage circuits for wireless sensor nodes
由: Phua, Isabel Jie Wei
出版: (2014)