Non-imprinting high-speed erase SRAM IC design for low-power operation
This report discusses the design and characterization process and result of a novel SRAM: Non-imprinting High-speed Erase SRAM (NIHE SRAM). By erasing data clearly and instantly, the developed NIHE SRAM can be used to store highly confidential information. The first part of the report will review...
Saved in:
Main Author: | Bian, Jia Kun |
---|---|
Other Authors: | Gwee Bah Hwee |
Format: | Final Year Project |
Language: | English |
Published: |
2016
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/67773 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Area-efficient and low stand-by power 1k-byte transmission-gate-based non-imprinting high-speed erase (TNIHE) SRAM
by: Ho, Weng-Geng, et al.
Published: (2016) -
Design and testing on novel non-imprinting SRAM
by: Zheng, Zixian
Published: (2018) -
Low power design for SRAM
by: Chen, Jiahuan
Published: (2019) -
Ultra-low power SRAM and SRAM based PUF design
by: Lu, Lu
Published: (2019) -
Low-power and robust SRAM design
by: Chen, Junchao.
Published: (2013)