A PVT-tolerant relaxation oscillator in 65nm CMOS
One of the major problems with integrated oscillators is that of stability against the process, supply and temperature variations. The proposed circuit architecture presents a fully-integrated CMOS relaxation oscillator (ROSC) using a process-voltage-temperature (PVT) insensitive current reference g...
Saved in:
Main Author: | Cimbili Bharath Kumar |
---|---|
Other Authors: | Chan Pak Kwong |
Format: | Theses and Dissertations |
Language: | English |
Published: |
2017
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/69500 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
A 40nm CMOS current reference with reduced PVT sensitivity
by: Prabhakar Bharath Kumar
Published: (2018) -
Design of a constant current relaxation oscillator (voltage controlled) with improved PVT tolerance
by: Tan, Chong Boon
Published: (2020) -
Design of a 60-GHz voltage-controlled oscillator in 65nm CMOS
by: Wang, Haitao
Published: (2011) -
Design of high-Q millimeter-wave oscillator by differential transmission line loaded with metamaterial resonator in 65-nm CMOS
by: Shang, Yang, et al.
Published: (2014) -
Low power 32-bit full adders in 65nm CMOS technology
by: Kumar, Praveen.
Published: (2014)