New algorithms for hardware-efficient implementation of sign detection and magnitude comparison in residue number systems

New algorithms for hardware-efficient implementation of sign detection and magnitude comparison in residue number systems

Residue Number System (RNS), being a non-positional number system, is emerging as a promising data representation to substitute the accustomed two’s complement number system for low-power and high-speed digital signal processing. Due to its carry free property at sub-word level, arithmetic operation...

Saved in:

書目詳細資料
主要作者:	Sachin Kumar
其他作者:	Chang Chip Hong
格式:	Theses and Dissertations
語言:	English
出版:	2017
主題:	DRNTU::Engineering::Electrical and electronic engineering::Integrated circuits
在線閱讀:	http://hdl.handle.net/10356/70712
標簽:	添加標簽沒有標簽, 成為第一個標記此記錄!

相似書籍

Implementation of cryptography algorithm on hardware platform
由: Tam, Zi Hao
出版: (2019)

ASIC implementation of a high speed data scaler for residue number system
由: Chay, Chien Hong.
出版: (2012)

Hardware and algorithm co-optimization for energy-efficient machine learning integrated circuits
由: Kim, Hyunjoon
出版: (2023)

Hardware-efficient systolic-like modular design for two-dimensional discrete wavelet transform
由: Meher, Pramod Kumar, et al.
出版: (2011)

Efficient VLSI implementation of 2^n scaling of signed integer in RNS {2^n-1, 2^n, 2^n+1}
由: Tay, Thian Fatt, et al.
出版: (2015)

Energy-efficient hardware accelerators based on bit-serial graph and memory-centric computing architectures
由: Mu, Junjie
出版: (2023)

Design and ASIC implementation of binary-to-residue converter
由: Kor, Tianyuan.
出版: (2012)

Hardware efficient approximate adder design
由: Balasubramanian, Padmanabhan, et al.
出版: (2020)

System on-chip implementation of genetic algorithm for problem solving
由: Yeo, Pen Meng.
出版: (2008)

Implementation of floating point adder and multiplier based on residue number system
由: Lim, Hue Hsean.
出版: (2012)

A hardware accelerated object recognition system using event-based image sensor
由: Ding, Ruoxi
出版: (2015)

An efficient channel clustering and flow rate allocation algorithm for non-uniform microfluidic cooling of 3D integrated circuits
由: Qian, Hanhua, et al.
出版: (2012)

Quantum photonic computer and its algorithms
由: Wan, Lingxiao
出版: (2022)

Modeling and implementation of a high-speed high-efficiency DC-DC converter for portable devices
由: Harsono, Steven Loekita
出版: (2019)

An AI-based image enhancement system with its FPGA implementation
由: Yang, Hao
出版: (2023)

Energy efficient HW design for advanced encryption standard
由: Pei, Zhangyi
出版: (2023)

Power- and area-efficient analog-to-digital conversion for in-memory computing
由: Hans, Michael
出版: (2023)

Fine-grained critical path analysis and optimization for area-time efficient realization of multiple constant multiplications
由: Lou, Xin, et al.
出版: (2015)

AcceleNetor: FPGA-accelerated neural network implementation for side-channel analysis
由: Wang, Di
出版: (2023)

FPGA implementation of low-power real-time convolutional neural network inference
由: Gerlinghoff, Daniel
出版: (2020)

Efficient ALU components
由: Ong, Julia Chwee Fah.
出版: (2008)

VLSI implementation of a neuron
由: Yan, Yan
出版: (2011)

Design of a high efficiency and low power rectifier circuitry for energy harvester
由: Ng, Yen Hau
出版: (2021)

Fast prototyping of neural network on hardware accelerator
由: Agus, Hans Kevin
出版: (2021)

Design and comparison of 14 GHz flip-flop-based frequency dividers in sub-micron CMOS technology
由: Leong, Zhen Hong
出版: (2023)

Development of an image recognition algorithm for VLSI circuits
由: Dong, Liang
出版: (2012)

Genetic algorithms based optimal PID controller
由: Lye, Chon Seng.
出版: (2009)

Electrochemical and optical CMOS sensors design for biochemical detection
由: Jiang, Yu
出版: (2020)

Channel modeling and FPGA implementation for magnetic recording
由: Tan, Jing Jie.
出版: (2009)

Design and implementation of radio frequency identification system
由: Zhang, Shaoliang
出版: (2013)

Design and implementation of a digital system on FPGA
由: Sng, Yeong Kian.
出版: (2009)

Analysis and design of 4-bit magnitude comparator
由: Aung Thura
出版: (2008)

A functional failure detection method for semiconductor design safety verification
由: Hai, Zhuoran
出版: (2023)

VLSI implementation of Reed Solomon encoder and decoder chip
由: Lau, Luh Chyuan.
出版: (2008)

A CMOS equivalent-time sampling digitizer for a direct-millimeter-wave UWB pulse doppler radar receiver implementation
由: Jaya, Gibran Limi
出版: (2022)

A fully integrated low dropout regulator for partial discharge detection applications
由: Chen, Hanlin
出版: (2023)

An adaptive subsystem based algorithm for channel equalization in a SIMO system
由: Khong, Andy Wai Hoong, et al.
出版: (2013)

Setup and implementation of hierarchical scan insertion using the core wrapping technique
由: Saurabh, Maru
出版: (2018)

Design and implementation of asynchronous low power sub-threshold memory circuit
由: Khor, Boon Pin.
出版: (2009)

Design and implementation of a digital integrated circuit for logarithmic conversion (AS6)
由: Ne Kyaw Zwa Lwin
出版: (2011)