Hardware acceleration of neural networks with CMOS and post-CMOS devices
There is a huge need for embedded machine learning for portable devices and smart sensors to power the next generation of Internet of Things (IoT). Implementation of neural networks involve large number of arithmetic and memory operations. Realization of the arithmetic blocks with conventional digit...
Saved in:
Main Author: | Govind Narasimman |
---|---|
Other Authors: | Arindam Basu |
Format: | Theses and Dissertations |
Language: | English |
Published: |
2017
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/72479 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Fast prototyping of neural network on hardware accelerator
by: Agus, Hans Kevin
Published: (2021) -
0.13-micron CMOS device characterization
by: Lazuardi, Stephen
Published: (2008) -
Latchup analysis of deep submicrometer CMOS devices
by: Chen, Hong Lei.
Published: (2008) -
Circuits design for contactless testing of nano-scale CMOS devices and circuits
by: Yu, Xiao Peng, et al.
Published: (2013) -
CMOS PLA design
by: Dilparinder Singh
Published: (2009)