Data-driven dynamic logic for low power adders and multipliers

Data-driven dynamic logic for low power adders and multipliers

In today’s world, all the electronic devices are expected to operate with high speed, low power dissipation, occupying lesser area and show higher performance. To ensure these criteria, there are many logics proposed for digital circuit implementation. For high speed operation, clocks are mandatory...

Saved in:

書目詳細資料
主要作者:	Mahendiran Navasakthi
其他作者:	Lau Kim Teen
格式:	Theses and Dissertations
語言:	English
出版:	2018
主題:	DRNTU::Engineering::Electrical and electronic engineering
在線閱讀:	http://hdl.handle.net/10356/73110
標簽:	添加標簽沒有標簽, 成為第一個標記此記錄!
機構:	Nanyang Technological University
語言:	English

相似書籍

Low power low voltage adder cells for digital multiplier
由: Zhang, Mingyan
出版: (2008)

Performance analysis and comparison of low power dynamic and differential CMOS logic adder circuits
由: Prasanna Dhayalan
出版: (2015)

Low power data-driven dynamic logic circuits
由: Zhang, Han
出版: (2015)

Modulo adders, multipliers and shared-moduli architectures for moduli of type
由: Shibu, Menon
出版: (2008)

Design of ultra low power 1-bit full adder cell for logic devices
由: Kumar, Abhishek
出版: (2019)

Implementation of floating point adder and multiplier based on residue number system
由: Lim, Hue Hsean.
出版: (2012)

Low power design for approximate adders
由: Liu, Ling Li
出版: (2020)

A low-power 16×16-b parallel multiplier utilizing pass-transistor logic
由: Law, C. F., et al.
出版: (2009)

Ultra low-power full-adder for biomedical applications
由: Chew, Eng Sue, et al.
出版: (2010)

Adder and multiplier design for computing-in-memory architecture based on ReRAM
由: Zheng, Buyun
出版: (2023)

Low power high performance CMOS adder design
由: Wen, Han
出版: (2019)

An enhanced low-power high-speed adder for error-tolerant application
由: Zhu, Ning, et al.
出版: (2010)

Design of low-power and low-voltage VLSI multipliers
由: Ong, Geok Ling.
出版: (2008)

Design of a low-power asynchronous multiplier
由: Lim, Khoon Aun.
出版: (2008)

Low power 32-bit full adders in 65nm CMOS technology
由: Kumar, Praveen.
出版: (2014)

Enhanced low-power high-speed probabilistic adders for error-toerant application
由: Zhu, Ning
出版: (2011)

Low power digital multiplier IC design
由: Hu, Qigang
出版: (2022)

Low power CMOS multiplier IC design
由: Zhang, Wanqing
出版: (2023)

Low power 16-bit multiplier design
由: Heng, Zeng An
出版: (2015)

Ultra-low power 8-bit CMOS adder design based on approximate arithmetic
由: Hu, Zhengyu
出版: (2019)

Investigation on the power consumption of ripple-carry adders
由: Ong, Zaiquan.
出版: (2012)

Design and analysis of low-power and high-speed Manchester carry-bypass adders
由: Fu, Yunyun
出版: (2019)

Design a 16-bit Low power multiplier
由: Gu, Bin
出版: (2018)

Improved dynamic current mode logic for low power applications
由: Subramanian Ramakrishman.
出版: (2008)

High-speed and low-power serial accumulator for serial/parallel multiplier
由: Meher, Manas Ranjan, et al.
出版: (2010)

Low jitter frequency multiplier
由: Yin, Jee Khoi
出版: (2011)

16-bit low power CMOS multiplier IC design
由: Hu, Hang
出版: (2020)

Design of low-power high-speed truncation-error-tolerant adder and its application in digital signal processing
由: Zhu, Ning, et al.
出版: (2010)

A full-custom IC design flow low power design using 16-bit full adder
由: Lim, Valerie Ying Fang.
出版: (2012)

16-bit low-power CMOS multiplier IC design
由: Wang, Jun
出版: (2022)

Design of low-power high speed error-tolerant adder and its application in digital signal processing
由: Zhang, Weijia
出版: (2009)

16-bit low-power CMOS multiplier IC design
由: Zhang, Jingyao
出版: (2021)

Low power-delay-product (PDP) CMOS multiplier design
由: Leng, Xiaoxiang
出版: (2021)

Design a 16-bit low power delay multiplier
由: Lun, Yinghui
出版: (2021)

Low power logic-in-memory circuit design
由: Teo, Darren
出版: (2017)

Low power CMOS adiabatic logic design
由: Peng, Yuhang
出版: (2019)

Low power dual mode CMOS logic
由: Lei, Yuze
出版: (2014)

Low power logic-in-memory circuit design
由: Chong, Yong Quan
出版: (2017)

Low power CMOS parallel prefix adders
由: Yang, Shaochen
出版: (2013)

Design of the low-voltage CMOS analog multiplier
由: Sun, Guoliang.
出版: (2008)