Timing mismatch calibration circuit for high-speed time-interleaved ADCs
The concept of a Time-Interleaved analog-to-digital converter (TI ADC) which comprises sub-ADCs (channels) is proposed as a means of increasing the speed of analog-to-digital converters (ADCs), albeit with a power and area penalty. During the alternate sampling process, timing mismatch between th...
Saved in:
Main Author: | Liu, Yifei |
---|---|
Other Authors: | Chang Joseph Sylvester |
Format: | Theses and Dissertations |
Language: | English |
Published: |
2018
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/76014 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Timing mismatch calibration circuit for high-speed time-interleaved ADC
by: Seow, Yue Han
Published: (2019) -
Timing mismatch calibration for time- interleaved ADC
by: Tan, Clarice Wen Ying
Published: (2019) -
Digital timing mismatch detection and calibration for high-speed time interleaved ADC
by: Ho, Raymond
Published: (2020) -
Design of frequency-interleaved ADC with mismatch compensation
by: Qiu, L., et al.
Published: (2014) -
A digital time skew calibration technique for time-interleaved ADCs
by: Qiu, Lei, et al.
Published: (2016)