UVM based constrained random automated register verification of interface IP subsystem
Modern Integrated Circuit (IC) designing is a huge and error-prone task that could potentially cost a fortune to the company even because of a minute glitch. In order to minimize the risks associated with the design of an IC, paramount importance is given to Verification process, if not in par with...
Saved in:
Main Author: | Shanmuga Sundaram Santhosh Raju |
---|---|
Other Authors: | Andreas Herkersdorf |
Format: | Theses and Dissertations |
Language: | English |
Published: |
2018
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/76069 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Automating the creation of UVM register model and C header files from register specification
by: Kaushik Kumar Naidu
Published: (2018) -
UVM testbench development for Quad-SPI controller
by: Yu, Zehui
Published: (2022) -
UVM-based PCIe interrupt model for verification of networking platform IP
by: Liu, Nanxi
Published: (2023) -
A digital IP design of ADC interface based on FPGA
by: Zhai, Ke
Published: (2023) -
An adaptive subsystem based algorithm for channel equalization in a SIMO system
by: Khong, Andy Wai Hoong, et al.
Published: (2013)