Power management for image sensor
The pixels in CMOS Image Sensor (CIS) require clean reference voltages for the gate or drain bias of pixel MOS transistors to ensure good image quality. The generation of such pixel supply voltages, as part of the CIS Power Management design, is typically realized by a series of linear regulators. T...
Saved in:
Main Author: | Liu, Haowei |
---|---|
Other Authors: | Siek Liter |
Format: | Theses and Dissertations |
Language: | English |
Published: |
2018
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/76081 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Design of a power management unit for a wireless-power-transfer-enabled wireless sensor node
by: Luo, Hao
Published: (2020) -
Low power PWM based sensor readout circuit
by: He, Shengyu
Published: (2022) -
Power management in energy harvesting
by: Lau, Wendy Wee Yee
Published: (2020) -
Low power low-dropout (LDO) regulator for wireless sensor node (WSN)
by: Puspitasari, Astra
Published: (2015) -
Wide dynamic range CMOS image sensor for star tracking applications
by: Qian, Xinyuan
Published: (2015)