Flip-Flop SR Latch Logic Operation for Spin Orbit Torque-Magnetic Tunnel Junction Circuitry
In recent years, spin transfer torque (STT)-magnetic random access memory (MRAM) was seen as one of the most promising candidates for next-generation non-volatile memory. STT-MRAM was seen as a potential candidate to replace complementary metal oxide semiconductor (CMOS)-based memory in the field of...
Saved in:
Main Author: | Loy, Desmond Jia Jun |
---|---|
Other Authors: | Lew Wen Siang |
Format: | Student Research Poster |
Language: | English |
Published: |
2016
|
Online Access: | https://hdl.handle.net/10356/84141 http://hdl.handle.net/10220/41618 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Design of high performance CMOS latches and flip-flops
by: Tan, Teck Heng.
Published: (2008) -
Design of high performance, low power latches and flip-flops
by: Shridhar Mubaraq Mishra.
Published: (2011) -
Compact modelling of a spin-orbit torque logic device
by: Chua, Daniel Chenhao
Published: (2019) -
Spin-flip assisted tunneling through quantum dot based magnetic tunnel junctions
by: Ma, M.J., et al.
Published: (2014) -
Spin-flip associated sequential tunnelling through a magnetic double tunnel junction system
by: Ma, M.J., et al.
Published: (2014)