In-band phase noise reduction techniques for phase-locked loops in advanced CMOS technologies
Phase-locked loops (PLLs) have been successfully used as frequency synthesizers for decades in complementary metal–oxide–semiconductor (CMOS) transceivers for wireless communications. However, modern developments in communications require PLLs with wider loop bandwidth and lower in-band phase noise....
Saved in:
Main Author: | Liang, Zhipeng |
---|---|
Other Authors: | Boon Chirn Chye |
Format: | Theses and Dissertations |
Language: | English |
Published: |
2018
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/89075 http://hdl.handle.net/10220/46111 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Mm-wave CMOS phase-locked loops
by: Yi, Xiang
Published: (2014) -
Phase-locked loop for low frequency application using 0.18um CMOS technology
by: Zhang, Yao.
Published: (2009) -
Ultra low power cmos phase-locked loop frequency synthesizers
by: Vamshi Krishna Manthena
Published: (2012) -
A 311.6 GHz phase-locked loop in 0.13 μm SiGe BiCMOS process with –90 dBc/Hz in-band phase noise
by: Liang, Yuan, et al.
Published: (2020) -
Phase-frequency detector, charge-pump and loop filter designs used in phase-locked loop
by: Hla Moe.
Published: (2008)