All-digital PLL frequency and phase noise degradation measurements using simple on-chip monitoring circuits

Using simple on-chip monitoring circuits, we precisely characterized the impact of hot carrier injection and bias temperature instability on frequency and phase noise degradation of a 65nm all-digital PLL circuit. Experimental data shows that PLL phase noise degrades with aging even though the outpu...

全面介紹

Saved in:
書目詳細資料
Main Authors: Park, Gyusung, Kim, Minsu, Kim, Chris H., Kim, Bongjin, Reddy, Vijay
其他作者: School of Electrical and Electronic Engineering
格式: Conference or Workshop Item
語言:English
出版: 2019
主題:
在線閱讀:https://hdl.handle.net/10356/90235
http://hdl.handle.net/10220/48505
標簽: 添加標簽
沒有標簽, 成為第一個標記此記錄!