All-digital PLL frequency and phase noise degradation measurements using simple on-chip monitoring circuits
Using simple on-chip monitoring circuits, we precisely characterized the impact of hot carrier injection and bias temperature instability on frequency and phase noise degradation of a 65nm all-digital PLL circuit. Experimental data shows that PLL phase noise degrades with aging even though the outpu...
Saved in:
Main Authors: | Park, Gyusung, Kim, Minsu, Kim, Chris H., Kim, Bongjin, Reddy, Vijay |
---|---|
Other Authors: | School of Electrical and Electronic Engineering |
Format: | Conference or Workshop Item |
Language: | English |
Published: |
2019
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/90235 http://hdl.handle.net/10220/48505 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Impact of voltage-accelerated stress on hole trapping at operating condition
by: Tung, Zhi Yan, et al.
Published: (2018) -
New observations on the correlation between hole-trapping transformation and SILC generation under NBTI stressing
by: Boo, Ann Ann, et al.
Published: (2018) -
A vacancy-interstitial defect pair model for positive-bias temperature stress-induced electron trapping transformation in the high-κ gate n-MOSFET
by: Gu, Chenjie, et al.
Published: (2018) -
Understand NBTI mechanism by developing novel measurement techniques
by: Li, M.-F., et al.
Published: (2014) -
Plasmonic hot carriers-controlled second harmonic generation in WSe2 bilayers
by: Wen, Xinglin, et al.
Published: (2020)