Power-efficient explicit-pulsed dual-edge triggered sense-amplifier flip-flops
A novel explicit-pulsed dual-edge triggered sense-amplifier flip-flop (DET-SAFF) for low-power and high-performance applications is presented in this paper. By incorporating...
Saved in:
Main Authors: | Phyu, Myint Wai, Fu, Kang Kang, Goh, Wang Ling, Yeo, Kiat Seng |
---|---|
Other Authors: | School of Electrical and Electronic Engineering |
Format: | Article |
Language: | English |
Published: |
2010
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/90676 http://hdl.handle.net/10220/6319 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Low-voltage low-power CMOS flip-flops
by: Phyu, Myint Wai
Published: (2011) -
Low-power flip-flop circuits for high-performance systems
by: Tang, Pey Chyi.
Published: (2009) -
Low power flip-flop circuits for high performance systems
by: Leong, Chooi Sze.
Published: (2011) -
Performance analysis of flip-flops at near-threshold voltage operation
by: Liu, Shutong
Published: (2019) -
Low power flip-flop circuits for high-performance systems
by: Chua, Yong Kiang.
Published: (2010)