Impacts of bends and ground return vias on interconnects for high speed GHz designs
In the past only critical clock circuits are running at high speed but this is no longer true in today high-speed digital...
Saved in:
Main Authors: | , , |
---|---|
Other Authors: | |
Format: | Conference or Workshop Item |
Language: | English |
Published: |
2010
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/91031 http://hdl.handle.net/10220/6386 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |