Concurrent error detection in bit-serial normal basis multiplication over GF(2^m) using multiple parity prediction schemes
New bit-serial architectures with concurrent error detection capability are presented to detect erroneous outputs in bit-serial normal basis multipliers over GF(2^m) using single and multiple-parity prediction schemes. It is shown that different types of normal basis multipliers could be realized by...
Saved in:
Main Authors: | Lee, Chiou Yng, Meher, Pramod Kumar, Patra, Jagdish Chandra |
---|---|
Other Authors: | School of Computer Engineering |
Format: | Article |
Language: | English |
Published: |
2011
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/94346 http://hdl.handle.net/10220/7120 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Bit serial modular multiplication on FPGA
by: Nazar, Medi A., et al.
Published: (2005) -
Scalable and modular memory-based systolic architectures for discrete Hartley transform
by: Meher, Pramod Kumar, et al.
Published: (2011) -
Integration of multiple data sources to prioritize candidate genes using discounted rating system
by: Li, Yongjin, et al.
Published: (2011) -
An optimized design for serial-parallel finite field multiplication over GF(2m) based on all-one polynomials
by: Meher, P.K., et al.
Published: (2014) -
Iterative sparse matrix vector multiplication (SpMV) over GF(2) with CUDA
by: Prashanth Srinivas G S.
Published: (2011)