Concurrent error detection in bit-serial normal basis multiplication over GF(2^m) using multiple parity prediction schemes
New bit-serial architectures with concurrent error detection capability are presented to detect erroneous outputs in bit-serial normal basis multipliers over GF(2^m) using single and multiple-parity prediction schemes. It is shown that different types of normal basis multipliers could be realized by...
Saved in:
Main Authors: | Lee, Chiou Yng, Meher, Pramod Kumar, Patra, Jagdish Chandra |
---|---|
其他作者: | School of Computer Engineering |
格式: | Article |
語言: | English |
出版: |
2011
|
主題: | |
在線閱讀: | https://hdl.handle.net/10356/94346 http://hdl.handle.net/10220/7120 |
標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|
相似書籍
-
Bit serial modular multiplication on FPGA
由: Nazar, Medi A., et al.
出版: (2005) -
Iterative sparse matrix vector multiplication (SpMV) over GF(2) with CUDA
由: Prashanth Srinivas G S.
出版: (2011) -
Integration of multiple data sources to prioritize candidate genes using discounted rating system
由: Li, Yongjin, et al.
出版: (2011) -
Scalable and modular memory-based systolic architectures for discrete Hartley transform
由: Meher, Pramod Kumar, et al.
出版: (2011) -
An optimized design for serial-parallel finite field multiplication over GF(2m) based on all-one polynomials
由: Meher, P.K., et al.
出版: (2014)