Effect of copper TSV annealing on via protrusion for TSV wafer fabrication
Three-dimensional (3D) integrated circuit (IC) technologies are receiving increasing attention due to their capability to enhance microchip function and performance. While current efforts are focused on the 3D process development, adequate reliability of copper (Cu) through-silicon vias (TSVs) is es...
Saved in:
Main Authors: | , , , , , , , , , , |
---|---|
其他作者: | |
格式: | Article |
語言: | English |
出版: |
2012
|
主題: | |
在線閱讀: | https://hdl.handle.net/10356/94515 http://hdl.handle.net/10220/8698 |
標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|
機構: | Nanyang Technological University |
語言: | English |