Dataflow graph partitioning for high level synthesis
This paper presents a dataflow graph (DFG) partitioning methodology for effective high level synthesis in the presence of constraints like data initiation interval (II) and area. It also focuses on handling large DFGs for high level synthesis with area reduction as a requirement. An algorithm for da...
Saved in:
Main Authors: | Sinha, Sharad, Srikanthan, Thambipillai |
---|---|
Other Authors: | School of Computer Engineering |
Format: | Conference or Workshop Item |
Language: | English |
Published: |
2013
|
Online Access: | https://hdl.handle.net/10356/96749 http://hdl.handle.net/10220/13098 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Architecture and application-aware management of complexity of mapping multiplication to FPGA DSP blocks in high level synthesis
by: Sinha, Sharad, et al.
Published: (2014) -
IP-enabled C/C++ based high level synthesis : a step towards better designer productivity and design performance
by: Sinha, Sharad, et al.
Published: (2014) -
Intelligent high level synthesis for customization on reconfigurable platforms
by: Sharad Sinha
Published: (2014) -
DATAFLOW MODELING STRATEGIES : DATAFLOW MODELLING FOR PANELING OF COMPLEX SURFACE
by: ZHANG QIAOJIE
Published: (2010) -
Algorithmic aspects for multiple-choice hardware/software partitioning
by: Wu, Jigang, et al.
Published: (2013)