A robust asynchronous approach for realizing ultra-low power digital Self-Adaptive VDD Scaling system
Self-Adaptive VDD Scaling (SAVS) technique achieves power/energy reduction by dynamically scaling VDD for the prevailing conditions. However, when applied in sub-threshold (sub-Vt) region, robustness issues need to be addressed due to the severe delay uncertainty associated with sub-Vt Process, Volt...
Saved in:
Main Authors: | Gwee, Bah Hwee, Shu, Wei, Lin, Tong, Chong, Kwen-Siong, Chang, Joseph Sylvester |
---|---|
Other Authors: | School of Electrical and Electronic Engineering |
Format: | Conference or Workshop Item |
Language: | English |
Published: |
2013
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/98223 http://hdl.handle.net/10220/12119 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
An ultra-low power asynchronous-logic in-situ self-adaptive VDD system for wireless sensor networks
by: Lin, Tong, et al.
Published: (2013) -
A single-VDD half-clock-tolerant fine-grained dynamic voltage scaling pipeline
by: Zhou, Rong, et al.
Published: (2016) -
Synchronous-logic and globally-asynchronous-locally-synchronous (GALS) acoustic digital signal processors
by: Chong, Kwen-Siong, et al.
Published: (2013) -
Energy-efficient synchronous-logic and asynchronous-logic FFT/IFFT processors
by: Chong, Kwen-Siong, et al.
Published: (2009) -
High robustness energy- and area-efficient dynamic-voltage-scaling 4-phase 4-rail asynchronous-logic Network-on-Chip (ANoC)
by: Ho, Weng-Geng, et al.
Published: (2016)