An 8mW ultra low power 60GHz direct-conversion receiver with 55dB gain and 4.9dB noise figure in 65nm CMOS
An ultra low power direct-conversion receiver is demonstrated for V-band 60GHz applications in 65nm CMOS process. The power consumption is significantly reduced by the design of low-power low noise amplifier (LNA), transconductance mixer and variable gain amplifier (VGA). A compact quadrature-hybrid...
Saved in:
Main Authors: | Shang, Yang, Cai, Deyun, Fei, Wei, Yu, Hao, Ren, Junyan |
---|---|
其他作者: | School of Electrical and Electronic Engineering |
格式: | Conference or Workshop Item |
語言: | English |
出版: |
2013
|
主題: | |
在線閱讀: | https://hdl.handle.net/10356/99096 http://hdl.handle.net/10220/12696 |
標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|
相似書籍
-
A 4 GHz 60 dB variable gain amplifier with tunable DC offset cancellation in 65 nm CMOS
由: Kumar, Thangarasu Bharatha, et al.
出版: (2015) -
A 16-mW 1-GS/s with 49.6-dB SNDR TI-SAR ADC for software-defined radio in 65-nm CMOS
由: Qiu, Lei, et al.
出版: (2019) -
D-band surface-wave modulator and signal source with 40 dB extinction ratio and 3.7 mW output power in 65 nm CMOS
由: Liang, Yuan, et al.
出版: (2020) -
Design of a wideband variable-gain amplifier with self-compensated transistor for accurate dB-linear characteristic in 65 nm CMOS technology
由: Kong, Lingshan, et al.
出版: (2020) -
A 27–41 GHz frequency doubler with conversion gain of 12 dB and PAE of 16.9%
由: Li, Jiankang, et al.
出版: (2013)