A reconfigurable FPGA implementation of an LDPC decoder for unstructured codes
This paper describes the implementation of a general and embedded decoder for the evaluation of unstructured...
Saved in:
Main Authors: | Hosseini, S. M. Ehsan, Chan, Kheong Sann, Goh, Wang Ling |
---|---|
Other Authors: | School of Electrical and Electronic Engineering |
Format: | Conference or Workshop Item |
Language: | English |
Published: |
2010
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/99867 http://hdl.handle.net/10220/6373 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
A general decoding framework for high-rate LDPC codes
by: Hosseini, S. M. Ehsan, et al.
Published: (2010) -
FPGA implementation of low density parity-check (LDPC) coded recording channels
by: Seyed Mohammad Ehsan Hosseini
Published: (2010) -
A novel FPGA implementation of mirror-paradigm RS-based QC-LDPC decoder for NVM channels
by: Lim, Melvin Heng Li, et al.
Published: (2013) -
Low-complexity detection and decoding for LDPC-coded data storage channels
by: Shaghaghi, Mahdi
Published: (2010) -
Design and implementation of a synthesizable test-bench for testing the LDPC decoder IP
by: Yang, Shi
Published: (2018)