QUARTER-MICRON PROCESS SIMULATION AND LDD STRUCTURE OPTIMIZATION
Master's
Saved in:
Main Author: | WANG YU |
---|---|
Other Authors: | ELECTRICAL ENGINEERING |
Format: | Theses and Dissertations |
Published: |
2020
|
Online Access: | https://scholarbank.nus.edu.sg/handle/10635/182797 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Similar Items
-
A temperature-dependent DC model for quarter-micron LDD pMOSFET’s operating in a Bi-MOS structure
by: Rofail, Samir S., et al.
Published: (2009) -
Design and simulation of sub-quarter micron MOSFETs
by: SREEDHARAN PILLAI SREELAL
Published: (2010) -
Research on CMOS latchup in quarter micron technology
by: Leong, Kam Chew.
Published: (2008) -
Method to fabricate a double-polysilicon gate structure for a sub-quarter micron self-aligned-titanium silicide process
by: PEY, KIN-LEONG, et al.
Published: (2012) -
Thin dielectric films with low dielectric constants for quarter micron devices
by: Chua, Chee Tee.
Published: (2009)