Design of 1.94-GHz CMOS noise-cancellation VCO
10.1109/TMTT.2010.2097715
Saved in:
Main Authors: | Heng, C.-H., Bansal, A., Zheng, Y. |
---|---|
Other Authors: | ELECTRICAL & COMPUTER ENGINEERING |
Format: | Article |
Published: |
2014
|
Subjects: | |
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/55560 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Similar Items
-
Techniques for improving CMOS VCO performance
by: Heng, C.-H., et al.
Published: (2014) -
A 0.044-mm2 0.5-to-7-GHz resistor-plus-source-follower-feedback noise-cancelling LNA achieving a flat NF of 3.3±0.45 dB
by: Yu, Haohong, et al.
Published: (2019) -
Low noise amplifier design and noise cancellation for wireless hearing aids
by: ZHANG LIANG
Published: (2010) -
Design considerations for a 30 GHz differential colpitts VCO with High fOSC/fT ratio in 0.35μm SiGe BiCMOS
by: Hon, M., et al.
Published: (2014) -
A power efficient 60 GHz 90nm CMOS OOK receiver with an on-chip antenna
by: Kang, K., et al.
Published: (2014)