A quasi-delay-insensitive dual-rail adder working in subthreshold region
10.1109/ISCAS.2009.5118069
Saved in:
Main Authors: | Xiaofei, C., Yong, L. |
---|---|
Other Authors: | ELECTRICAL & COMPUTER ENGINEERING |
Format: | Conference or Workshop Item |
Published: |
2014
|
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/69028 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Similar Items
-
A quasi-delay-insensitive dual-rail low-pass filter working in subthreshold region
by: Chang, X., et al.
Published: (2014) -
Subthreshold quasi-delay-insensitive circuit designs
by: CHANG XIAOFEI
Published: (2011) -
Speed and energy optimized quasi-delay-insensitive block carry lookahead adder
by: Mastorakis, N. E., et al.
Published: (2019) -
Quasi-delay-insensitive implementation of approximate addition
by: Balasubramanian, Padmanabhan, et al.
Published: (2021) -
Early output quasi-delay-insensitive array multipliers
by: Balasubramanian, Padmanabhan, et al.
Published: (2019)