An area-efficient shuffling scheme for AES implementation on FPGA
10.1109/ISCAS.2013.6572405
Saved in:
Main Authors: | Wang, Y., Ha, Y. |
---|---|
Other Authors: | ELECTRICAL & COMPUTER ENGINEERING |
Format: | Conference or Workshop Item |
Published: |
2014
|
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/69285 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Similar Items
-
FPGA-based 40.9-gbits/s masked AES with area optimization for storage area network
by: Wang, Y., et al.
Published: (2014) -
Looting the LUTs : FPGA optimization of AES and AES-like ciphers for authenticated encryption
by: Khairallah, Mustafa, et al.
Published: (2020) -
Implementation of asynchronous-logic AES algorithm and simulation of side-channel attacks on Xilinx FPGA platform
by: Lai, Bo Liang
Published: (2021) -
Efficient algorithms for load shuffling in split-platform AS/RS
by: Hu, Y.-H., et al.
Published: (2016) -
Circuit and system design for optimal lightweight AES encryption on FPGA
by: Wong, Ming Ming, et al.
Published: (2018)