An area-efficient shuffling scheme for AES implementation on FPGA
10.1109/ISCAS.2013.6572405
Saved in:
Main Authors: | Wang, Y., Ha, Y. |
---|---|
其他作者: | ELECTRICAL & COMPUTER ENGINEERING |
格式: | Conference or Workshop Item |
出版: |
2014
|
在線閱讀: | http://scholarbank.nus.edu.sg/handle/10635/69285 |
標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|
相似書籍
-
FPGA-based 40.9-gbits/s masked AES with area optimization for storage area network
由: Wang, Y., et al.
出版: (2014) -
Looting the LUTs : FPGA optimization of AES and AES-like ciphers for authenticated encryption
由: Khairallah, Mustafa, et al.
出版: (2020) -
Efficient algorithms for load shuffling in split-platform AS/RS
由: Hu, Y.-H., et al.
出版: (2016) -
Implementation of asynchronous-logic AES algorithm and simulation of side-channel attacks on Xilinx FPGA platform
由: Lai, Bo Liang
出版: (2021) -
Circuit and system design for optimal lightweight AES encryption on FPGA
由: Wong, Ming Ming, et al.
出版: (2018)