Robustness-driven energy-efficient ultra-low voltage standard cell design with intra-cell mixed-Vt methodology
10.1109/ISLPED.2013.6629317
Saved in:
Main Authors: | Zhao, W., Ha, Y., Hoo, C.H., Alvarez, A.B. |
---|---|
Other Authors: | ELECTRICAL & COMPUTER ENGINEERING |
Format: | Conference or Workshop Item |
Published: |
2014
|
Subjects: | |
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/84149 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Similar Items
-
A power and cluster-aware technology mapping and clustering scheme for dual-VT FPGAs
by: Loke, W.T., et al.
Published: (2014) -
POWER-AWARE TECHNOLOGY MAPPING AND ROUTING FOR DUAL-VT FPGAS
by: LOKE WEI TING
Published: (2012) -
The effects of lead time and visual aids in TTO valuation: A study of the EQ-VT framework
by: Luo, N., et al.
Published: (2014) -
Tip-induced band bending on Sr/Si(100)-2×3 reconstructed surface
by: Du, Wenhan, et al.
Published: (2018) -
Fast optical proximity correction with timing optimization ready standard cells
by: Qu, Y., et al.
Published: (2014)