A CMOS design of a 433 MHz phase-locked loop using 90 nm Library

A CMOS design of a 433 MHz phase-locked loop using 90 nm Library

Saved in:

Bibliographic Details
Main Authors:	Balden, Jan, Casillan, Patrick J., Dumlao, Luis Graciano D., Laguador, Romuald A., Serafico, Stephen Janz R.
Format:	text
Language:	English
Published:	Animo Repository 2012
Online Access:	https://animorepository.dlsu.edu.ph/etd_bachelors/14822
Tags:	Add Tag No Tags, Be the first to tag this record!
Institution:	De La Salle University
Language:	English

Similar Items

An Empirical Model for 433 MHz LoRa-WAN in Ruby Mango Plantation
by: Phaiboon S.
Published: (2023)

Design of a 800-MHZ PLL in 28NM CMOS technology
by: Tao, Weiran
Published: (2024)

A 52 pJ/bit 433-MHz low power OOK transmitter
by: Kumarasamy Raja, M., et al.
Published: (2014)

A Multifloor Path-Loss Model for 433 MHz LoRa-WAN in Concrete Buildings
by: Phokharatkul P.
Published: (2023)

Mm-wave CMOS phase-locked loops
by: Yi, Xiang
Published: (2014)

Multi-Boundary Empirical Path Loss Model for 433 MHz WSN in Agriculture Areas Using Fuzzy Linear Regression
by: Phaiboon S.
Published: (2023)

A 60-GHz OOK receiver with an On-chip antenna in 90 nm CMOS
by: Kang, K., et al.
Published: (2014)

Ultra low power cmos phase-locked loop frequency synthesizers
by: Vamshi Krishna Manthena
Published: (2012)

A 281-nW 43.3 fJ/conversion-step 8-ENOB 25-kS/s asynchronous SAR ADC in 65nm CMOS for biomedical applications
by: Yuan, Chao, et al.
Published: (2013)

A power efficient 60 GHz 90nm CMOS OOK receiver with an on-chip antenna
by: Kang, K., et al.
Published: (2014)

A 60 GHz heterodyne quadrature transmitter with a new simplified architecture in 90nm CMOS
by: Brinkhoff, J., et al.
Published: (2014)

Fully-integrated CMOS building blocks for phase-locked loops in the multi-GHz range
by: Yu, Xiaopeng
Published: (2008)

Novel techniques for fully-intergrated RF CMOS phase-locked loop frequency synthesizer
by: Boon, Chirn Chye.
Published: (2008)

In-band phase noise reduction techniques for phase-locked loops in advanced CMOS technologies
by: Liang, Zhipeng
Published: (2018)

A 311.6 GHz phase-locked loop in 0.13 μm SiGe BiCMOS process with –90 dBc/Hz in-band phase noise
by: Liang, Yuan, et al.
Published: (2020)

Phase-locked loop for low frequency application using 0.18um CMOS technology
by: Zhang, Yao.
Published: (2009)

SiP-based 60GHz 4×4 antenna array with 90nm CMOS OOK modulator in LTCC
by: Karim, M.K., et al.
Published: (2014)

Integrated circuit design and characterization of a 1 volt CMOS low noise amplifier utilizing 90 nm technology
by: Dacumos, Reynald Ian C., et al.
Published: (2012)

Voltage-Controlled Oscillator (VCO) design used in Phased-Locked Loops (PLLs) based on CMOS process
by: Teuu, Chian Hin.
Published: (2008)

Dipole options for 90nm lithography technologies and below
by: Chua, G.S., et al.
Published: (2014)

A 65-dB DR 1-MHz BW 110-MHz IF bandpass ΣΔ modulator employing electromechanical loop filter
by: Yu, R., et al.
Published: (2014)

Low voltage phase-locked loop
by: Lee, Guan Boon.
Published: (2008)

Modified Rayleigh criterion for 90 nm lithography technologies and below
by: Chua, G.S., et al.
Published: (2014)

Full-custom design and characterization of a phase locked loop - DLS565 using 0.5um CMOS technology
by: Atendido, Kenneth Martin C., et al.
Published: (2014)

0.6mW 6.3 GHz 40nm CMOS divide-by-2/3 prescaler using heterodyne phase-locking technique
by: Yu, Xiao Peng, et al.
Published: (2013)

High-energy dissipative soliton with MHz repetition rate from an all-fiber passively mode-locked laser
by: Jiang, Kai, et al.
Published: (2013)

Design of phase locked loop with PVT tolerance
by: Chong, Kok Foong
Published: (2012)

Design of a 3.3-V rail-to-rail 10-MHz CMOS operational amplifier
by: Bacani, Lourdes Joanne M., et al.
Published: (2006)

Design of a phase locked loop frequency synthesizer
by: Cheok, Giselle Chiau Leng.
Published: (2008)

The design of a 250MHz CMOS bandpass sigma-delta A/D modulator with continuous-time circuitry
by: LIANG YUNFENG
Published: (2010)

Phase-frequency detector, charge-pump and loop filter designs used in phase-locked loop
by: Hla Moe.
Published: (2008)

A PVT-tolerant relaxation oscillator in 65nm CMOS
by: Cimbili Bharath Kumar
Published: (2017)

K-locked-loop and its application in time mode ADC
by: Hor, Hon Cheong, et al.
Published: (2010)

A speech locked loop for cochlear implants and speech prostheses
by: Wee, K.H., et al.
Published: (2014)

Interactive E-learning environment for phase-locked loop in IC
by: Chen, Jasmine PeiSi
Published: (2021)

Protecting the Sound of Silence in 4'33: A Timely Revisit of Basic Principles in Copyright Law
by: SAW, Cheng Lim
Published: (2005)

A novel broadband dual-polarized antenna element for LTE700 MHz/GSM850 MHz/GSM900 MHz applications
by: He, Yejun, et al.
Published: (2018)

Analysis and design of 60-GHz SPDT switch in 130-nm CMOS
by: He, Jin, et al.
Published: (2013)

A 40nm CMOS operational amplifier for internet-of-things applications
by: Cheng, Yujie
Published: (2017)

A 40nm CMOS current reference with reduced PVT sensitivity
by: Prabhakar Bharath Kumar
Published: (2018)