Digital chess clock

Digital chess clock

Saved in:

Bibliographic Details
Main Authors:	Asuncion, Arturo E., Balatbat, Gervacio Alfredo N., Barlin, Joel Y., Carrillo, Rodolfo Roderico M., Malapo, Ernesto G.
Format:	text
Language:	English
Published:	Animo Repository 1987
Subjects:	Clock circuits > Design Electrical and Electronics
Online Access:	https://animorepository.dlsu.edu.ph/etd_bachelors/6498
Tags:	Add Tag No Tags, Be the first to tag this record!
Institution:	De La Salle University
Language:	English

Similar Items

Digital chess clock
by: Asuncion, Arturo E., et al.
Published: (1987)

Feasibility study on the manufacture of electronic digital alarm clocks
by: Bondal, Noel, et al.
Published: (1981)

Feasibility study on the manufacture of electronic digital alarm clocks
by: Bondal, Noel, et al.
Published: (1981)

The design of clocked-comparator-based time-interval measurement circuit for pulse ToF measurement
by: Limi Jaya, Gibran, et al.
Published: (2020)

Automated verification of timed security protocols with clock drift
by: LI, Li, et al.
Published: (2016)

SPECTROSCOPY OF 175LU+ FOR OPTICAL CLOCK APPLICATIONS
by: EDUARDO JAVIER PAEZ BARRIOS
Published: (2016)

A Group Neighborhood Average Clock Synchronization Protocol for Wireless Sensor Networks
by: Lin, Lin, et al.
Published: (2015)

The habenula clock influences response to a stressor
by: Basnakova, Adriana, et al.
Published: (2022)

A 3GS/s highly linear energy efficient constant-slope based voltage-to-time converter
by: Chen, Qian, et al.
Published: (2020)

Charge transfer across the molecule/metal interface using the core hole clock technique
by: Wang, L., et al.
Published: (2014)

A novel method for providing precise time synchronization in a distributed control system using boundary clock
by: Cho, J.H., et al.
Published: (2014)

Exploiting electrical grid for accurate and secure clock synchronization
by: Viswanathan, Sreejaya, et al.
Published: (2019)

DEVELOPMENT OF AN OPTICAL ATOMIC CLOCK BASED ON TRAPPED LUTETIUM IONS
by: RATTAKORN KAEWUAM
Published: (2020)

50-250MHZ ?S DLL for Clock Synchronization
by: CHENG SAN JEOW
Published: (2012)

Methyl abstraction kinetics of CpFe(CO)2Me using the benzyl radical clock
by: Chong, T.S., et al.
Published: (2014)

Maximum-Likelihood Estimator of Clock Offset between Nanomachines in Bionanosensor Networks
by: Lin, Lin, et al.
Published: (2016)

Resilience bounds of sensing-based network clock synchronization
by: Tan, Rui, et al.
Published: (2020)

Resilient clock synchronization using power grid voltage
by: Rabadi, Dima, et al.
Published: (2021)

Fractional-N DLL for clock synchronization
by: QIU LIN
Published: (2011)

A novel and robust system for time recognition of the digital video clock using the domain knowledge
by: Yu, X., et al.
Published: (2014)

Clock and data recovery circuits
by: Adaikkalam Raguraman
Published: (2010)

Clock data recovery circuits
by: Ong, Henry Kok Fong.
Published: (2011)

Low power CMOS clocked storage elements
by: Lakshman,Srivibhav
Published: (2020)

Diagnostic performance of Clock Drawing Test by CLOX in an Asian Chinese population
by: Yap, P.L.-K., et al.
Published: (2014)

RANDOMNESS EXTRACTION AND CLOCK SYNCHRONIZATION WITH CONTINUOUS PARAMETRIC DOWN-CONVERSION
by: LEE JIANWEI
Published: (2019)

Design of an ultra-low-voltage CMOS relaxation clock oscillator
by: Zhao, Bingbing
Published: (2023)

ENERGY-EFFICIENT AND WIDELY-SCALABLE DIGITAL INTEGRATED CIRCUITS AND SYSTEMS
by: LIN LONGYANG
Published: (2018)

Diurnal Oscillation of Circadian Clock Gene Transcripts in Rice Leaves under Osmotic Stress Conditions
by: Watanachai Lontom, et al.
Published: (2020)

CMOS building blocks for 10+Gb/s clock data recovery circuit
by: Liu, Haiqi
Published: (2010)

Design of high-speed low-power clock and data recovery circuit
by: Alper, Cabuk
Published: (2008)

Microprocessor controlled digital IC tester
by: Aguilar, Michael, et al.
Published: (1984)

High speed, low jitter CMOS analog PLL for clock recovery application
by: Sudhaleswar Behera.
Published: (2008)

Design of a hysteresis frequency lock detector for dual-loops clock and data recovery circuit
by: Tan, Yung Sern, et al.
Published: (2013)

Stabilizing Rabi oscillation of a charge qubit via the atomic clock technique
by: Yu, D, et al.
Published: (2020)

A 20.2–57.1 GHz Inductor-less Divide-by-4 Divider Chain
by: Yi, Xiang, et al.
Published: (2018)

Design and analysis of ultra low power true single phase clock CMOS 2/3 prescaler
by: Yeo, Kiat Seng, et al.
Published: (2010)

A novel interpolation approach for reducing clock-rate in multilevel decision feedback equalization detectors
by: Mathew, G., et al.
Published: (2014)

Live demonstration : a FSK-OOK ultra wideband impulse radio system with spontaneous clock and data recovery
by: Chen, Shoushun, et al.
Published: (2013)

Still stuck on the Backward Clock: A rejoinder to Clarke, Adams and Barker
by: WILLIAMS, John Nicholas
Published: (2017)

Digital image blending by inexact multiplication
by: Balasubramanian, Padmanabhan, et al.
Published: (2022)