An analysis of a VLSI test software speed optimization methods for semiconductor manufacturing
This practicum project focuses on the minimization of very large system integration (VLSI) test execution times for improving production-mode electrical screening of custom integrated circuits without sacrificing quality. The reduction of test time leads to maximizing profits and minimizing costs. T...
Saved in:
Main Author: | Manongdo, Irene R. |
---|---|
Format: | text |
Language: | English |
Published: |
Animo Repository
1998
|
Subjects: | |
Online Access: | https://animorepository.dlsu.edu.ph/etd_masteral/2493 https://animorepository.dlsu.edu.ph/context/etd_masteral/article/9331/viewcontent/TG03107_F_Partial.pdf |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | De La Salle University |
Language: | English |
Similar Items
-
Hybrid Selective X-masking and X-canceling Multiple Input Signature Register for Test Data Compression Techniques
by: Xu Shubing
Published: (2016) -
MOS device conductance modelling technique for an accurate and efficient mixed-mode simulation of CMOS circuits
by: Samudra, G., et al.
Published: (2014) -
MOS device conductance modelling technique for an accurate and efficient mixed-mode simulation of CMOS circuits
by: Samudra, G., et al.
Published: (2014) -
High-level circuit synthesis by evolutionary algorithms
by: Rachaporn Keinprasit
Published: (2006) -
Design of a systolic array to perform priority queue using VLSI technology
by: Bartolome, Jovito, et al.
Published: (1991)