Large scale low cost fabrication of diameter controllable silicon nanowire arrays
We report on a novel solution etching method to fabricate vertically aligned aperiodic silicon nanowire (SiNW) arrays. We begin with a simple dewetting process to fabricate a monolayer of well-spaced metal particles in situ on a silicon wafer. The particles function as a sacrificial template to patt...
Saved in:
Main Authors: | Sun, Leimeng, Fan, Yu, Wang, Xinghui, Agung Susantyoko, Rahmat, Zhang, Qing |
---|---|
Other Authors: | School of Electrical and Electronic Engineering |
Format: | Article |
Language: | English |
Published: |
2014
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/103458 http://hdl.handle.net/10220/24497 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Characterization and modelling of silicon nanowire based diode
by: Chia, Hua Chew.
Published: (2009) -
Gate-all-around silicon nanowire FET modeling
by: Chen, Xiangchen
Published: (2014) -
Compact modeling of gate-all-around silicon nanowire MOSFETs
by: Lin Shihuan
Published: (2012) -
Fabrication of large-area silicon nanowires arrays for solar cell application
by: Leow, Yan Xiang.
Published: (2010) -
Nanosphere lithography for ordered-arrayed semiconductor nanowire formation via top-down method
by: Low, Guorong.
Published: (2009)