D-band surface-wave modulator and signal source with 40 dB extinction ratio and 3.7 mW output power in 65 nm CMOS

D-band surface-wave modulator and signal source with 40 dB extinction ratio and 3.7 mW output power in 65 nm CMOS

High extinction ratio (ER) modulator and high output power source are demonstrated in 65 nm CMOS by generating the surface-wave at D-band. By introducing sub-wavelength periodic corrugation structure, surface plasmon polariton (SPP) is established to propagate TM-mode signal with strongly localized...

Saved in:

書目詳細資料
Main Authors:	Liang, Yuan, Yu, Hao, Boon, Chirn Chye, Li, Chenyang, Kissinger, Dietmar, Wang, Yong
其他作者:	School of Electrical and Electronic Engineering
格式:	Conference or Workshop Item
語言:	English
出版:	2020
主題:	Engineering::Electrical and electronic engineering CMOS Oscillator Resonator
在線閱讀:	https://hdl.handle.net/10356/138354
標簽:	添加標簽沒有標簽, 成為第一個標記此記錄!

相似書籍

A 0.013-mm2 0.53-mW/Gb/s 32-Gb/s hybrid analog equalizer under 21-dB channel loss in 65-nm CMOS
由: Balachandran, Arya, et al.
出版: (2020)

A crosstalk-immune sub-THz All-surface-wave I/O transceiver in 65-nm CMOS
由: Liang, Yuan, et al.
出版: (2020)

A W-band switch-less Dicke receiver for millimeter-wave imaging in 65nm CMOS
由: Feng, Guangyin, et al.
出版: (2018)

Design of a wideband variable-gain amplifier with self-compensated transistor for accurate dB-linear characteristic in 65 nm CMOS technology
由: Kong, Lingshan, et al.
出版: (2020)

Compact switched-capacitor power detector with frequency compensation in 65-nm CMOS
由: Li, Chenyang, et al.
出版: (2020)

An 8mW ultra low power 60GHz direct-conversion receiver with 55dB gain and 4.9dB noise figure in 65nm CMOS
由: Shang, Yang, et al.
出版: (2013)

Integrated CMOS relaxation oscillator with the use of accurate current reference, voltage reference, hysteresis comparator, and simple logic block
由: Ang, Joel Wei Quan
出版: (2024)

A 16-mW 1-GS/s with 49.6-dB SNDR TI-SAR ADC for software-defined radio in 65-nm CMOS
由: Qiu, Lei, et al.
出版: (2019)

A 65nm CMOS carrier-aggregation transceiver for IEEE 802.11 WLAN applications
由: Yi, Xiang, et al.
出版: (2020)

A 23.4 mW -72-dBc reference spur 40 GHz CMOS PLL featuring a spur-compensation phase detector
由: Liang, Yuan, et al.
出版: (2022)

A D-band amplifier in 65 nm bulk CMOS for short-distance data center communication
由: Huang, Qijun, et al.
出版: (2018)

Design considerations for a 30 GHz differential colpitts VCO with High fOSC/fT ratio in 0.35μm SiGe BiCMOS
由: Hon, M., et al.
出版: (2014)

A 220-285 GHz SPDT Switch in 65-nm CMOS Using Switchable Resonator Concept
由: Meng, Fanyi, et al.
出版: (2016)

A wideband variable-gain amplifier with a negative exponential generation in 40-nm CMOS technology
由: Dong, Yangtao, et al.
出版: (2020)

A 93.4–104.8-GHz 57-mW fractional- N cascaded PLL with true in-phase injection-coupled QVCO in 65-nm CMOS technology
由: Yi, Xiang, et al.
出版: (2020)

A 57.9-to-68.3GHz 24.6mW frequency synthesizer with in-phase injection-coupled QVCO in 65nm CMOS
由: Yi, Xiang, et al.
出版: (2013)

A 0.044-mm2 0.5-to-7-GHz resistor-plus-source-follower-feedback noise-cancelling LNA achieving a flat NF of 3.3±0.45 dB
由: Yu, Haohong, et al.
出版: (2019)

Design and analysis of D-Band on-chip modulator and signal source based on split-ring resonator
由: Liang, Yuan, et al.
出版: (2020)

Sub-mA single ended CMOS low noise amplifier with 2.41 dB noise figure
由: Rana, R.S., et al.
出版: (2014)

A single-channel voltage-scalable 8-GS/s 8-b > 37.5-dB SNDR time-domain ADC with asynchronous pipeline successive approximation in 28-nm CMOS
由: Chen, Qian, et al.
出版: (2023)

A 4 GHz 60 dB variable gain amplifier with tunable DC offset cancellation in 65 nm CMOS
由: Kumar, Thangarasu Bharatha, et al.
出版: (2015)

Design of 1.94-GHz CMOS noise-cancellation VCO
由: Heng, C.-H., et al.
出版: (2014)

A 0.6 V 4 GS/s - 56.4 dB THD voltage-to-time converter in 28 nm CMOS
由: Chen, Qian, et al.
出版: (2023)

A 0.6-V 82-dB 28.6-μW continuous-time audio deltasSigma modulator
由: Zhang, J., et al.
出版: (2014)

A 5-Bit 1.25GS/S 4.7mW delay-based pipelined ADC in 65nm CMOS
由: Mesgarani, A., et al.
出版: (2013)

A 53-to-73GHz power amplifier with 74.5mW/mm2 output power density by 2D differential power combining in 65nm CMOS
由: Fei, Wei, et al.
出版: (2013)

A 1 V 103 dB 3rd-order audio continuous-time ΔΣ ADC with enhanced noise shaping in 65 nm CMOS
由: Leow, Yoon Hwee, et al.
出版: (2021)

A 40 GHz CMOS PLL with -75-dBc reference spur and 121.9-fs rms jitter featuring a quadrature sampling phase-frequency detector
由: Liang, Yuan, et al.
出版: (2022)

A 19.2 > 45 dB gain and high-selectivity 94 GHz LNA in 0.13 μm SiGe BiCMOS
由: Bi, X., et al.
出版: (2014)

Design and optimization of CMOS radio frequency LC-tank voltage-controlled oscillator
由: ZHOU XIANGDONG
出版: (2010)

A 19.2 > 45 dB gain and high-selectivity 94 GHz LNA in 0.13 μm SiGe BiCMOS
由: Bi, X., et al.
出版: (2014)

Design of CMOS buffer
由: Chan, Khang Yie
出版: (2024)

A 10-bit 3.75-GS/s binary-weighted DAC with 58.6-pJ energy consumption in 65-nm CMOS
由: Chacón, Oscar Morales, et al.
出版: (2021)

A novel CMOS/BiCMOS UWB pulse generator and modulator
由: Zheng, Y., et al.
出版: (2014)

Cell-based variable-gain amplifiers with accurate dB-linear characteristic in 0.18 µm CMOS technology
由: Liu, Hang, et al.
出版: (2015)

A 0.5-V 35-μ W 85-dB DR double-sampled δσ modulator for audio applications
由: Yang, Z., et al.
出版: (2014)

A 44-to-60GHz, 9.7dBm P1dB, 7.1% PAE power amplifier with 2D distributed power combining by metamaterial-based zero-phase-shifter in 65nm CMOS
由: Fei, Wei, et al.
出版: (2013)

A 2-6.5 GHz CMOS variable gain amplifier for vector-sum phase shifters
由: Zijie, H., et al.
出版: (2014)

A 253mW/channel 4TX/4RX pulsed chirping phased-array radar TRX in 65nm CMOS for X-band synthetic-aperture radar imaging
由: Lou, Liheng, et al.
出版: (2019)

P1dB optimization methodology for 130 nm SiGe BiCMOS 60GHz power amplifier
由: Wu, Wenguang, et al.
出版: (2015)