Growth and fabrication of carbon-based three-dimensional heterostructure in through-silicon vias (TSVs) for 3D interconnects
Carbon nanomaterials such as graphene and carbon nanotubes (CNTs) have recently received much attention as potential materials proposed for integration in the future semiconductor technologies because of the advantageous properties particularly in thermal and electrical conductivities. Among them, t...
Saved in:
Main Authors: | , , , , , |
---|---|
Other Authors: | |
Format: | Conference or Workshop Item |
Language: | English |
Published: |
2021
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/151178 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
id |
sg-ntu-dr.10356-151178 |
---|---|
record_format |
dspace |
spelling |
sg-ntu-dr.10356-1511782021-06-07T05:54:26Z Growth and fabrication of carbon-based three-dimensional heterostructure in through-silicon vias (TSVs) for 3D interconnects Zhu, Ye Tan, Chong Wei Chua, Shen Lin Lim, Yu Dian Tay, Beng Kang Tan, Chuan Seng School of Electrical and Electronic Engineering 2017 19th Electronics Packaging Technology Conference (EPTC) Engineering::Electrical and electronic engineering Carbon Nanomaterials Through-Silicon Vias Carbon nanomaterials such as graphene and carbon nanotubes (CNTs) have recently received much attention as potential materials proposed for integration in the future semiconductor technologies because of the advantageous properties particularly in thermal and electrical conductivities. Among them, three-dimensional (3D) pillared CNT-graphene nanostructures are especially attractive due to the desirable out-of-plane and in-plane properties. In this work, a growth and fabrication process flow of CNT-graphene heterostructure as filler of TSV for 3D interconnects was designed and explored. First, experiments for the fabrication of top wafer with unfilled TSV of various diameters (5-50μm) and bottom wafer with patterned graphene electrodes and catalyst deposition were completed successfully. Next, top TSV wafer and bottom graphene wafer were bonded and manually ground followed by wet and dry etching to completely remove the handling wafer and buried oxide, exposing the underlying TSV. CNT growth was conducted for both within TSV and free standing on the graphene. Compared to the free-standing growth with sufficient length (~334μm) and high density (~10 11 cm -2 estimated), few via holes have CNTs grown and none was completely filled by CNTs. The inhibited growth of CNTs within unfilled TSV can possibly be attributed to several process-engineering steps involved in wafer-bonding, grinding and wet/dry etching. Further modification and optimization of the process steps need to be done in order to attain higher CNT fillings within the unfilled TSV. Ministry of Education (MOE) Accepted version This work is supported by MOE Tier-2 grant #MOE2014- T2-2-105 (ARC22/15). 2021-06-07T05:33:23Z 2021-06-07T05:33:23Z 2018 Conference Paper Zhu, Y., Tan, C. W., Chua, S. L., Lim, Y. D., Tay, B. K. & Tan, C. S. (2018). Growth and fabrication of carbon-based three-dimensional heterostructure in through-silicon vias (TSVs) for 3D interconnects. 2017 19th Electronics Packaging Technology Conference (EPTC), 1-5. https://dx.doi.org/10.1109/EPTC.2017.8277558 9781538630426 https://hdl.handle.net/10356/151178 10.1109/EPTC.2017.8277558 2-s2.0-85050663737 1 5 en MOE2014- T2-2-105 (ARC22/15) © 2017 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works. The published version is available at: https://doi.org/10.1109/EPTC.2017.8277558. application/pdf |
institution |
Nanyang Technological University |
building |
NTU Library |
continent |
Asia |
country |
Singapore Singapore |
content_provider |
NTU Library |
collection |
DR-NTU |
language |
English |
topic |
Engineering::Electrical and electronic engineering Carbon Nanomaterials Through-Silicon Vias |
spellingShingle |
Engineering::Electrical and electronic engineering Carbon Nanomaterials Through-Silicon Vias Zhu, Ye Tan, Chong Wei Chua, Shen Lin Lim, Yu Dian Tay, Beng Kang Tan, Chuan Seng Growth and fabrication of carbon-based three-dimensional heterostructure in through-silicon vias (TSVs) for 3D interconnects |
description |
Carbon nanomaterials such as graphene and carbon nanotubes (CNTs) have recently received much attention as potential materials proposed for integration in the future semiconductor technologies because of the advantageous properties particularly in thermal and electrical conductivities. Among them, three-dimensional (3D) pillared CNT-graphene nanostructures are especially attractive due to the desirable out-of-plane and in-plane properties. In this work, a growth and fabrication process flow of CNT-graphene heterostructure as filler of TSV for 3D interconnects was designed and explored. First, experiments for the fabrication of top wafer with unfilled TSV of various diameters (5-50μm) and bottom wafer with patterned graphene electrodes and catalyst deposition were completed successfully. Next, top TSV wafer and bottom graphene wafer were bonded and manually ground followed by wet and dry etching to completely remove the handling wafer and buried oxide, exposing the underlying TSV. CNT growth was conducted for both within TSV and free standing on the graphene. Compared to the free-standing growth with sufficient length (~334μm) and high density (~10 11 cm -2 estimated), few via holes have CNTs grown and none was completely filled by CNTs. The inhibited growth of CNTs within unfilled TSV can possibly be attributed to several process-engineering steps involved in wafer-bonding, grinding and wet/dry etching. Further modification and optimization of the process steps need to be done in order to attain higher CNT fillings within the unfilled TSV. |
author2 |
School of Electrical and Electronic Engineering |
author_facet |
School of Electrical and Electronic Engineering Zhu, Ye Tan, Chong Wei Chua, Shen Lin Lim, Yu Dian Tay, Beng Kang Tan, Chuan Seng |
format |
Conference or Workshop Item |
author |
Zhu, Ye Tan, Chong Wei Chua, Shen Lin Lim, Yu Dian Tay, Beng Kang Tan, Chuan Seng |
author_sort |
Zhu, Ye |
title |
Growth and fabrication of carbon-based three-dimensional heterostructure in through-silicon vias (TSVs) for 3D interconnects |
title_short |
Growth and fabrication of carbon-based three-dimensional heterostructure in through-silicon vias (TSVs) for 3D interconnects |
title_full |
Growth and fabrication of carbon-based three-dimensional heterostructure in through-silicon vias (TSVs) for 3D interconnects |
title_fullStr |
Growth and fabrication of carbon-based three-dimensional heterostructure in through-silicon vias (TSVs) for 3D interconnects |
title_full_unstemmed |
Growth and fabrication of carbon-based three-dimensional heterostructure in through-silicon vias (TSVs) for 3D interconnects |
title_sort |
growth and fabrication of carbon-based three-dimensional heterostructure in through-silicon vias (tsvs) for 3d interconnects |
publishDate |
2021 |
url |
https://hdl.handle.net/10356/151178 |
_version_ |
1702431180488441856 |