Low power-delay-product (PDP) CMOS multiplier design
Multiplier is an important part of the microprocessor, which determines the performance of the system, and plays a pivotal role in image processing, speech recognition and other fields. A 16-bit low power-delay-product (PDP) multiplier is proposed in this dissertation and several techniques are c...
Saved in:
Main Author: | Leng, Xiaoxiang |
---|---|
Other Authors: | Gwee Bah Hwee |
Format: | Thesis-Master by Coursework |
Language: | English |
Published: |
Nanyang Technological University
2021
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/154152 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
16-bit low-power CMOS multiplier IC design
by: Zhang, Jingyao
Published: (2021) -
Design a 16-bit low power delay multiplier
by: Lun, Yinghui
Published: (2021) -
Design of the low-voltage CMOS analog multiplier
by: Guo, Lizao.
Published: (2012) -
High speed CMOS multiplier design
by: Tay, Wen Kai
Published: (2022) -
Low power 16-bit multiplier design
by: Heng, Zeng An
Published: (2015)