Data transmission in clock domain crossing and data reconfiguration based on asynchronous FIFO
With the continuous development of electronic devices and VLSI manufacturing processes, the logic between high-speed processors has become increasingly complex, and more transistors have been integrated on the chip. And SoC has become the mainstream trend in chip manufacturing. Data transmission in...
Saved in:
Main Author: | Feng, Tianyi |
---|---|
Other Authors: | Zheng Yuanjin |
Format: | Thesis-Master by Coursework |
Language: | English |
Published: |
Nanyang Technological University
2022
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/161806 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
An area- and power-efficient FIFO with error-reduced data compression for image/video processing
by: Zeinolabedin, Seyed Mohammad Ali, et al.
Published: (2015) -
Clock data recovery circuits
by: Ong, Henry Kok Fong.
Published: (2011) -
Clock and data recovery circuits
by: Adaikkalam Raguraman
Published: (2010) -
Design of phase detector for PLL based clock and data recovery circuits
by: Sawant Ketan Suresh.
Published: (2011) -
CMOS building blocks for 10+Gb/s clock data recovery circuit
by: Liu, Haiqi
Published: (2010)