Design of a CMOS relaxation oscillator with reduced circuit sensitivity
A fully-integrated CMOS relaxation oscillator which is realized in 40nm CMOS technology is presented. The oscillator includes a stable 2-Transistor based voltage reference without operational amplifier, a simple current reference employing the temperature-compensated composite resistor and the appro...
Saved in:
Main Author: | Liao, Yizhuo |
---|---|
Other Authors: | Chan Pak Kwong |
Format: | Thesis-Master by Coursework |
Language: | English |
Published: |
Nanyang Technological University
2022
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/163611 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Design of an ultra-low-voltage CMOS relaxation clock oscillator
by: Zhao, Bingbing
Published: (2023) -
Circuit performance sensitivity analysis of CMOS voltage controlled oscillators
by: Yang, Jill Ai Hua
Published: (2008) -
Circuit performance and sensitivity analysis of CMOS phase detectors
by: Soe Moe.
Published: (2008) -
Design of broadband CMOS voltage controlled oscillators
by: Zhao, Ruiyan.
Published: (2008) -
Delay sensitivity analysis of scaled BiCMOS/CMOS/ECL circuits
by: Sin, You Seng.
Published: (2009)